go
/
gvisor
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
gvisor/pkg/cpuid
History
Michael Pratt 904b156962 Add support for Intel cache CPUID leafs 
This exposes L1, L2, etc. cache sizes, cache line size, etc.

Across S/R, everything except cache line size can differ from the host. This is
because cache line size is critical for correct use of CLFLUSH / CLFLUSHOPT,
but as far as I know, the other cache parameters can only affect performance,
not correctness.

AMD uses different leafs for cache information, which are not yet supported.

fail. There are no known cases of cache line size other than 64 in the fleet.

PiperOrigin-RevId: 265544786
 		2019-08-26 14:47:05 -07:00
..
BUILD Update canonical repository. 2019-06-13 16:50:15 -07:00
cpu_amd64.s Change copyright notice to "The gVisor Authors" 2019-04-29 14:26:23 -07:00
cpuid.go Add support for Intel cache CPUID leafs 2019-08-26 14:47:05 -07:00
cpuid_parse_test.go Change copyright notice to "The gVisor Authors" 2019-04-29 14:26:23 -07:00
cpuid_test.go Add support for Intel cache CPUID leafs 2019-08-26 14:47:05 -07:00